This standard was last reviewed and confirmed in 2018. Therefore this version remains current.
Abstract Preview
The RapidIO architecture was developed to address the need for a high-performance low pin count packet-switched system level interconnect to be used in a variety of applications as an open standard. The architecture is targeted toward networking, telecom, and high performance embedded applications. It is intended primarily as an intra-system interface, allowing chip-to-chip and board-toboard communications at Gigabyte per second performance levels. It provides a rich variety of features including high data bandwidth, low-latency capability and support for high-performance I/O devices, as well as providing globally shared memory, message passing, and software managed programming models.
General information
-
Status : PublishedPublication date : 2004-12
-
Edition : 1Number of pages : 405
-
- ICS :
-
Network layer
Buy this standard
| Format | Language | |
|---|---|---|
| PDF on CD |
- CHF198
Life cycle
-
Now
Got a question?
Check out our FAQs
Opening hours:
Monday to Friday - 09:00-12:00, 14:00-17:00 (UTC+1)
Keep up to date with ISO
Sign up to our newsletter for the latest news, views and product information.