ISO/IEC 18372:2004 Preview

Information technology -- RapidIO(TM) interconnect specification

The electronic version of this International Standard can be downloaded from the ISO/IEC Information Technology Task Force (ITTF) web site

The RapidIO architecture was developed to address the need for a high-performance low pin count packet-switched system level interconnect to be used in a variety of applications as an open standard. The architecture is targeted toward networking, telecom, and high performance embedded applications. It is intended primarily as an intra-system interface, allowing chip-to-chip and board-toboard communications at Gigabyte per second performance levels. It provides a rich variety of features including high data bandwidth, low-latency capability and support for high-performance I/O devices, as well as providing globally shared memory, message passing, and software managed programming models.


General information

  • Status :  Published
    Publication date : 2004-12
  • Edition : 1
    Number of pages : 405
  • :
    ISO/IEC JTC 1/SC 25
    Interconnection of information technology equipment
  • 35.100.30
    Network layer

Buy this standard

Format Language
PDF on CD
  • CHF198

Got a question?

Check out our FAQs

Customer care
+41 22 749 08 88

Opening hours:
Monday to Friday - 09:00-12:00, 14:00-17:00 (UTC+1)

Keep up to date with ISO

Sign up to our newsletter for the latest news, views and product information

 Subscribe