Information technology -- Microprocessor systems -- Futurebus+ -- Logical protocol specification
Specifies the logical layer for a set of signal lines that constitute a multiple segment bus architecture, and for the interfacing of modules connected to a bus segment. Intended to be used as a component within a profile to build systems with higher levels of compatibility.
A standard is reviewed every 5 years
Revisions / Corrigenda